Abstract This paper proposes 3D stacked module consisting of image sensor and digital logic dies connected through inductive coupling channels. Evaluation of a prototype module revealed radiation noise from the inductive coils to the image sensor is less than 0.4-LSB range along with ADC code, i.e., negligible. Aiming at high frame rate image sensor/processing module exploiting this attractive off-die interface, we also worked on resolving another throughput-limiter, namely power consuming Time to Digital Converter (TDC) used in column parallel ADCs. Novel intermittent TDC operation scheme presented in this paper can reduce its power dissipation 57% from conventional ones.
Introduction
Stacking image sensor and digital logic dies are getting wide attractions for 1) reducing image sensor die area, 2) optimizing sensor/logic fabrication process through functional separation, and 3) achieving faster image transfer (more than 1,000 fps) needed for smarter image processing. Thus the development of the 3D stacked imagers with these features is much useful for realizing interesting applications such as computational imaging and intelligent camera modules.
Unlike conventional approaches using Through Silicon Vias (TSV), the paper proposes stacking the dies using parallel inductive coupling channels with vertically aligned coils, called Through Chip Interfaces (TCI), for achieving better cost, manufacturability, and energy consumption 1) . Although there are a lot of researches of 3D stacked chips using TCI for various applications, this study is first trial of applying TCI to 3D stacked imagers. Figure 1 explains our 3D module concept. Since a single TCI can achieve more than 4Gbps throughput 1) , top/bottom rows of TCIs operating in parallel can resolve bandwidth bottleneck in achieving 1,000 fps and higher inter-chip image transfer. In this study, we have test-cased single-TCI-domain image sensor/digital logic into one die, and then stacked two of them with half-die-size pitch shifted. Since high-speed data transfer are realized using TCI with inductive coupling. The imager also performs high-speed image capturing. Power consumption increases in fast circuit One of major contributions of this paper is to show there is actually no TCI-oriented radiation noise observed on an image sensor, allowing them to be placed near the pixel read circuits. As our goal is to commoditize high speed image transfer by using TCI, we have also developed new column ADCs which can substantially enhance energy-efficient parallel column Figure 2 shows a micro-photograph of our fabricated chip using 0.18-µm 1P4M CMOS image sensor process.
Proto-type Chip for 3D-Stacked Imager
In the test chip, we cut out a part of imager/processing logic and combined them to single die. Using the two dies, we made the prototype 3D stacked module, where the upper die was shifted with half-size pitch and then the imager side of the upper die was stacked on the processor side of the lower one. Other-side circuits were dummies in this stacking.
The left half (Tx side) of the die consists of an image sensor, an asynchronous parallel to serial converter (P2S) that serializes 12-bit parallel pixel data with twoextra bits (start and stop bits), and a TCI-Tx. In the right half (Rx side), the received serial data at TCI-Rx are converted into parallel 12-bit pixel data by an asynchronous Serial to Parallel Converter (S2P). The TCI-Tx includes two sets of coils/drivers (TCI Tx cir) for transferring a pair of data and clock, whereas the TCIRx includes a corresponding set of coils/amplifiers (TCI Rx cir). In addition to these pairs of Tx/Rx, 9 coils and drivers/amplifiers were placed just beneath the image sensor (350/280/170 µm coils x 150/120/120 µm distance, see also Fig.9 , top right), in order for evaluating potential-radiation-noise interference from TCI circuits to the image sensor.
Energy-Efficient Single-Slope ADC
A 3D-stacked imager using TCI realizes high-speed data transfer and corresponds to high-speed image capturing, so, the power management becomes much important. Single-slope ADCs (SS-ADCs) with a Time- circuits for achieving higher frame rate. We propose an intermittent TDC operation scheme that can reduce its power dissipation drastically. The TDC runs continuously until the PWM signal of the SS-ADC falls.
A "high" period of the PWM signal is defined as T PWM .
Here, we focus on the timing of the T PWM falling edge and consider the delay signal, T PWM + ∆T PWM , which is generated from T PWM through normal delay cells. Then, we can make a time window ∆T PWM and restrict the TDC to work only in this period. In the combined usage of the SS-ADC and the TDC, special care should be taken with the consistency between the TDC and the counter. By 'consistency' we mean that the lower bits (TDC output) have to be coupled with the upper bits (counter output). In other words, the settled TDC state completely decides the counter state with synchronization. Generally, the shared clock is given to a TDC and a counter for the consistency. However, when the falling edge of the stop signal (comparator output) is close to the clock signal timing, meta-stability occurs and these circuits work at individual timings, so even using a shared clock, the consistency degrades due to the meta-stability. Delay adjust cannot fundamentally handle the meta-stability, either. Exact consistency is important for robustness against meta-stability. Figure 7 shows an experimental setup for the 3D stacked module. The test board was controlled by a Xilinx Kintex-7 FPGA board through FMC connectors. Error Rate (BER) was less than 10 -12 at 100 Mbps using 2 7 -1 Pseudo-Random Bit Sequence (PRBS) data. Table 1 summarizes the chip characteristics. The ADC parts achieved 57% reduction of power dissipation from the conventional architecture 2)3)4) . Table 2 Table 1 The details of the upload contents and the input items.
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Conclusion
In the 3D stacked imager module featuring TCI, radiation-noise dependencies were not observed using in-plain noise evaluation. It indicated that the presented geometry was one of the possible configuration for lownoise image transfer by using TCIs, and will be valuable Satoshi Chikuda received his B.E. and M.E. degrees in electrical engineering from Hokkaido University, Sapporo, Japan, in 2013 and 2015, respectively. His current research interests are the image processing.
